V. Yamuna , P. Meenakshi Vidya , S. Sudha. “Design of Power Efficient Double Edge Triggered DLL Clock Generator”. International Journal of Emerging Trends in Science and Technology 4, no. 06 (June 30, 2017): 5257-5260. Accessed July 1, 2024. https://igmpublication.org/ijetst.in/index.php/ijetst/article/view/1135.