V. Yamuna , P. Meenakshi Vidya , S. Sudha (2017) “Design of Power Efficient Double Edge Triggered DLL Clock Generator”, International Journal of Emerging Trends in Science and Technology, 4(06), pp. 5257-5260. Available at: https://igmpublication.org/ijetst.in/index.php/ijetst/article/view/1135 (Accessed: 1July2024).