V. YAMUNA , P. MEENAKSHI VIDYA , S. SUDHA. Design of Power Efficient Double Edge Triggered DLL Clock Generator. International Journal of Emerging Trends in Science and Technology, v. 4, n. 06, p. 5257-5260, 30 Jun. 2017.