Anannya Maiti 1 , Koustuv Chakraborty 2 , Razia Sultana3 , Santanu Maity4. (2016). Design and implementation of 4-bit Vedic Multiplier. International Journal of Emerging Trends in Science and Technology, 3(05), 3865-3868. Retrieved from https://igmpublication.org/ijetst.in/index.php/ijetst/article/view/1062