V. Yamuna , P. Meenakshi Vidya , S. Sudha. Design of Power Efficient Double Edge Triggered DLL Clock Generator. ijetst 2017, 4, 5257-5260.