V. Yamuna , P. Meenakshi Vidya , S. Sudha. “Design of Power Efficient Double Edge Triggered DLL Clock Generator”. International Journal of Emerging Trends in Science and Technology, Vol. 4, no. 06, June 2017, pp. 5257-60, http://igmpublication.org/ijetst.in/index.php/ijetst/article/view/1135.