##plugins.themes.academic_pro.article.main##
Abstract
Network on Chip (NoC) is a new paradigm for making interconnections within System on Chip (SoC) system. With the increasing chip integration and decreasing feature size the SoC does not meet the challenges of the new process technologies .The challenges include  complexity and  increased delay in communication and also the bus contention and arbitration  slows down the data movement which degrades the overall performance of Soc. Noc is a design platform that can meet these challenges to a great extend. In the network design of the NoC the most essential things are a network topology and a routing algorithm. Routers route the packets based on the algorithm that they use. In this paper a study of the different routing algorithms for network on chip is presented that can cope up with above mentioned problems arising in SoC. The routing algorithm of a given NoC system is measured with respect to  performance metrics such as latency, throughput and load distribution. Here we are about to deal with the different topologies ,switching techniques ,performance analysis of NoC  routing algorithms such as XY routing algorithm, OE routing algorithm and DyAD routing algorithm .
keywords- NoC , Routers, routing algorithms, latency, throughput, XY ,OE , DyAD
##plugins.themes.academic_pro.article.details##
References
[1] A. Jantsch and H. Tenhunen. Networks on Chip. s.l. : Kluwer Academic
Publishers, 2003.
[2] P. P. Pandeet al. Performance evaluation and design trade-offs for network-onchip interconnect architectures. IEEE Transactions on Computers. August 2005, Vol. 54, 8, pp. 1025-1040.
[3] J. Henkel, W. Wolf, S. Chakradhar. On-chip networks: a scalable, communication-centric embedded system design paradigm. Proceedings of 17th
International Conference on VLSI Design. 2004, pp. 845-851.
[4] W. J. Dally and B. Towles. 2001, Route packets, not wires: On-chip interconnection networks.
[5] J. Duato, S. Yalamanchili, L. Ni. Interconnection Networks: an Engineering
Approach. s.l. : Morgan Kauffman, 2002.
[6] D. Seo, A. Ali, W.-T. Lim, N. Rafique. Near-optimal worst-case throughput routing for two-dimensional mesh networks. Proceedings of 32nd International Symposium on Computer Architecture, 2005. ISCA '05. pp. 432 - 443.
[7] E. B. Jung, H. W. Cho, N. Park, and Y. H. Song. SONA: An on-chip network for scalable interconnection of AMBA-based IPs. International Conference on Computational Science. May 2006, Vol. 3994, pp. 244-251.
[8] Wang Zhang, Ligang Hou, Jinhui ang, Shuqin Geng, Wuchen Wu, 2011, Comparison Research between XY and Odd-Even Routing Algorithm of a 2-dimension 3X3 Mesh Topology Network-on-Chip.
[9] G. Acsia, V. Catania, M. Palesi, D. Patti. 2008 A New Selection Strategy for on-Chip Networks.
[10] E. Salminen, A. Kulmala, and Timo D. Hamalainen, 2008, Survey of network-on-Chip proposals.
[11] Yuan-Long Jeang, Tzuu-shaang Wey, Hung-Yu Wang, Chung-Wei Hung, and Ji-Hong Liu, 2000. An Adaptive Routing Algorithm for Mesh-Tree Architecture in Network-on-Chip Designs.
[12] E. Rijpkema, K. Goossens, P. Wielage: A Router Architecture for Networkson Silicon. Proceedings of Progress 2001, 2ndWorkshop on Embedded Systems.
[13] Rantala, V., T. Lehtonen, J. Plosila, 2006. “Network on Chip Evaluation of
Pseudo Adaptive XY Routing Using an Object OrientedModel for NOC. Routing Algorithmsâ€, TUCS Technical Report, pp. 779.
[14] M. Dehyadgari, M. Nickray, A. Afzali-kusha, Z. Navabi: The 17th International Conference on Microelectronics, 13–15 December 2005.
[15] W.J. Dally, B. Towles: Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.